Positive and Negative Overvoltage Protection Controller with Internal Low Ron NMOS FETs and Status FLAG

The NCP372 is able to disconnect systems from its output pin when wrong operating conditions are detected at it's input. The system is both positive and negative overvoltage protected up to +28 V

This device uses internal NMOS, and therefore, no external device is necessary, reducing the system cost and the PCB area of the application board.

The NCP372 is able to instantaneously disconnect the output from the input, due to integrated Low R_{on} Power NMOS, if the input voltage exceeds the overvoltage threshold (OVLO) or undervoltage threshold (UVLO).

At powerup (\overline{EN} pin = low level), the V_{out} turns on 30 ms after the V_{in} exceeds the undervoltage threshold.

The NCP372 provides a negative going flag (\overline{FLAG}) output, which alerts the system that a fault has occurred.

In addition, the device has ESD-protected input (15 kV Air) when bypassed with a 1.0 μ F or larger capacitor.

Features

- Overvoltage Protection up to 28 V
- Negative Voltage Protection down to -28 V
- Reverse Current Blocking
- On-Chip Low R_{DS(on)} NMOS Transistor: Typical 130 mΩ
- Overvoltage Lockout (OVLO)
- Undervoltage Lockout (UVLO)
- Soft-Start
- Alert FLAG Output
- Shutdown \overline{EN} Input
- Compliance to IEC61000-4-2 (Level 4)

8.0 kV (Contact) 15 kV (Air)

- ESD Ratings: Machine Model = B Human Body Model = 2
- 12 Lead LLGA 3x3 mm Package
- This is a Pb-Free and Halogen-Free Device

Applications

- Cell Phones
- Camera Phones
- Digital Still Cameras
- Personal Digital Assistant
- MP3 Players
- GPS



ON Semiconductor®

http://onsemi.com



12 PIN LLGA MU SUFFIX CASE 513AK

MARKING DIAGRAM


NCAI 372 ALYW

= Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

TYPICAL APPLICATION CIRCUIT AND FUNCTIONAL BLOCK DIAGRAM





Figure 1. Typical Application Circuit



PIN FUNCTION DESCRIPTION

Pin	Name	Type	Description	
1, 2	IN	POWER	Input voltage pins. These pins are connected to the power supply. A 1 μ F low ESR ceramic capacitor, or larger, must be connected between these pins and GND. The two IN pins must be hardwired to common supply.	
3	GND	POWER	Main Ground	
4	RES	INPUT	Reserved pin. This pin must be connected to GND.	
5	RES	INPUT	Reserved pin. This pin must be connected to GND.	
6	RES	INPUT	Reserved pin. This pin must be connected to GND.	
7	GND	POWER	This pin must be directly hardwired to GND or through a pull down resistor with a 1 M Ω maximum value.	
8	NC	NC	Not Connected	
9	EN	INPUT	Enable Pin. The device enters into shutdown mode when this pin is tied to a high level. In this case the output is disconnected from the input. To allow normal functionality, the $\overline{\text{EN}}$ pin shall be connected to GND to a pull–down or to an I/O pin. This pin does not have an impact on the fault detection.	
10	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect fault condition. The pin goes low when input voltage exceeds OVLO threshold, drops below UVLO threshold, or internal temperature exceeds thermal shutdown limit. Since the pin is open drain functionality, an external pull up resistor to VBat must be added (10 k Ω minimum value).	
11,12	OUT	OUTPUT	Output Voltage Pin. This pin follows IN pins when "no input fault" is detected. The output is disconnected from the V _{IN} power supply when the input voltage is under the UVLO threshold or above OVLO threshold or thermal shutdown limit is exceeded.	
13	PAD1	POWER	The PAD1 is used to dissipate the internal MOSFET thermal energy and must be soldered to an isolated PCB area. The area must not be connected to any potential other than a completely isolated one. See PCB Recommendations on page 10.	

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage (IN to GND)	Vmin _{in}	-30	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax _{in}	30	V
Maximum Voltage (OUT to GND)	Vmax _{out}	10	V
Maximum Voltage (All others to GND)	Vmax	7	V
Thermal Resistance, Junction-to-Air, (Note 1)	$R_{ heta JA}$	200	°C/W
Operating Ambient Temperature Range	T _A	-40 to +85	°C
Storage Temperature Range	T _{STG}	-65 to +150	°C
Junction Operating Temperature	T _J	150	°C
ESD Withstand Voltage (IEC 61000-4-2) Human Body Model (HBM), Model = 2, (Note 2) Machine Model (MM) Model = B, (Note 3)	Vesd	15kV air, 8kV contact 2000V 200V	kV V V
Moisture Sensitivity	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- The R_{θJA} is highly dependent on the PCB heat sink area (connected to PAD1). See PCB recommendation paragraph.
 Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
 Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{in} = 5 \ V, \ Minimum/Maximum \ limits \ at -40^{\circ}C < T_{A} < +85^{\circ}C \ unless \ otherwise \ noted. \ Typical values are at T_{A} = +25^{\circ}C)$

Characteristics	Symbols	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{in}	EN = low or high, V _{out} = 0 V	-28		28	V
Input Voltage	Vin _{min}	EN = low or high, V _{out} = 4.25V	-24			V
Undervoltage Lockout Threshold	UVLO	Vin falls below UVLO Threshold	2.6	2.7	2.8	V
Undervoltage Lockout Hysteresis	UVLO _{hyst}	V _{in} rises above UVLO Threshold + UVLO _{hyst}	45	60	75	mV
Over voltage Lockout Threshold NCP372MUAITXG	OVLO	V _{in} rises above OVLO threshold	6.0	6.3	6.6	V
Overvoltage Lockout Hysteresis	OVLO _{hyst}	V _{in} falls below to OVLO – OVLO _{hyst}	60	80	100	mV
V _{in} to V _{out} Resistance	R _{DS(on)}	$V_{in} = 5 \text{ V}, \overline{\text{EN}} = \text{low, Load Connected to V}_{out}$ $V_{in} = 5 \text{ V}, \overline{\text{EN}} = \text{low,}$		130	220	mΩ
		Load Connected to V _{out} @ 25°C		130	200	
Input Standby Current	Idd _{STD}	No Load. \overline{EN} = high, V_{in} connected		90	170	μΑ
Input Supply Quiescent Current	Idd _{IN}	25°C Overtemperature Range		200	260 310	μΑ
Minimum DC Current	I _{CHG}	Output Load, V _{in} = 5.5 V, EN = low	1.3			Α
FLAG Output Low Voltage	Vol _{flag}	1.2 V < V _{in} < UVLO Sink 50 μA on FLAG Pin		30	400	mV
		V _{in} > OVLO, Sink 1 mA on FLAG Pin			400	1
FLAG Leakage Current	FLAG _{leak}	FLAG Level = 5.5 V		1.0		nA
EN Voltage High	V_{ihEN}		1.2			V
EN Voltage Low	V _{ilEN}				0.55	V
EN Leakage Current	EN _{leak}	V _{in} connected V _{in} disconnected		200 1.0		nA
Thermal Shutdown Temperature	T _{SD}			150		°C
Thermal Shutdown Hysteresis	T _{SDHYST}			30		°C
TIMINGS						
Start Up Delay	t _{on}	From V_{in} > UVLO to $V_{out} \ge 0.3 \text{ V}$	20	30	40	ms
FLAG Going Up Delay	t _{start}	From V _{out} > 0.3 V to FLAG = 1.2 V	20	30	40	ms
Turn Off Delay	t _{off}	From V_{in} > OVLO to $V_{out} \le 0.3 \text{ V}$ V_{in} Increasing from 5 V to 8 V at 3 V/ μ s		1.5	5.0	μs
Alert Delay	t _{stop}	From V_{in} > OVLO to $\overline{FLAG} \le 0.4$ V See Figure 3 and 9 V_{in} Increasing from 5 V to 8 V at 3 V/ μ s		1.5		μS
Disable Time	t _{dis}	$\overline{\text{EN}}$ = 0.4 V to 1.2 V to $V_{out} \leq 0.3 \text{ V}$		2.5		μs
	uis	out				1.7

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

TIMING DIAGRAMS




Figure 3. Startup




Figure 5. Disable on $\overline{EN} = 1$




Figure 4. Shutdown on Overvoltage Detection




Figure 6. $\overline{\text{FLAG}}$ Response with $\overline{\text{EN}} = 1$

TYPICAL OPERATING CHARACTERISTICS




Figure 7. t_{on} , t_{start} , \overline{EN} = low (10 ms/div, Ch1: V_{in} , Ch2: V_{out} , Ch3: \overline{FLAG})




Figure 9. V_{in} rise to fault (400 ns/div, Ch1: V_{in}, Ch2: V_{out}, Ch3: FLAG)




Figure 11. Disable time (200 $\mu s/div$, Ch1: V_{in} , Ch2: V_{out} , Ch3: \overline{FLAG} , Ch4: \overline{EN})




Figure 8. t_{start} , $\overline{EN} = low$ (10 ms/div, Ch1: V_{in} , Ch2: V_{out} , Ch3: \overline{FLAG})




Figure 10. V_{in} rise to fault (100 $\mu s/div$, Ch1: V_{in} , Ch2: V_{out} , Ch3: \overline{FLAG})




Figure 12. $\overline{\text{EN}}$ on & off (200 ms/div, Ch1: V_{in}, Ch2: V_{out}, Ch3: $\overline{\text{FLAG}}$, Ch4: $\overline{\text{EN}}$)

TYPICAL OPERATING CHARACTERISTICS




Figure 13. $R_{DS(on)}$ vs. Temperature

Figure 14. $R_{DS(on)}$ vs. V_{in}




Figure 15. Quiescent Current vs. V_{in} from -30 V to +30 V, Enable Mode




Figure 16. Quiescent Current vs. V_{in} from -30 V to +30 V, Disable Mode

Operation

The NCP372 provides overvoltage protection for positive and negative voltages, up to 28 V or down to -28 V. The negative protection is ensured by an internal Low $R_{DS(on)}$ NMOS FET. A second internal Low $R_{DS(on)}$ NMOS FET protects the systems (i.e.: charger) connected on the V_{out} pin, against positive overvoltage. At powerup, with \overline{EN} pin = low, the output rises t_{on} seconds after the input overtakes the undervoltage UVLO (Figure 3). The NCP372 provides a \overline{FLAG} output, which alerts the system that a fault has occurred. The \overline{FLAG} signal rises t_{start} seconds after the output signal rises. \overline{FLAG} pin is an open drain output.

Undervoltage Lockout (UVLO)

To ensure proper operation under any condition, the device has a built–in undervoltage lockout (UVLO) circuit. During V_{in} positive going slope, the output remains disconnected from input until V_{in} voltage is 2.7 V nominal. The \overline{FLAG} output remains low as long as V_{in} does not reach UVLO threshold. This circuit has a built in hysteresis to provide noise immunity to transient conditions.

Overvoltage Lockout (OVLO)

To protect connected systems on V_{out} pin from overvoltage, the device has a built–in overvoltage lockout (OVLO) circuit. During overvoltage condition, the output remains disabled until the input voltage exceeds 6.3 V.

 \overline{FLAG} output remains low until V_{in} is higher than OVLO. This circuit has a built in hysteresis to provide noise immunity to transient conditions.

FLAG Output

The NCP372 provides a FLAG output, which alerts external systems that a fault has occurred.

This pin goes low as soon the OVLO threshold is exceeded or when the V_{in} level is below the UVLO threshold. When V_{in} level recovers normal condition, \overline{FLAG} goes high, after t_{start} delay following the output response. The pin is an open drain output, thus a pullup resistor (typically 1.0 M Ω , minimum 10 k Ω) must be provided to V_{CC} . The \overline{FLAG} level always reflects V_{in} status, even if the device is turned off (\overline{EN} = 1).

EN Input

To enable normal operation, the \overline{EN} pin shall be forced low or connected to ground. A high level on the pin, disconnects OUT pin from IN pin. \overline{EN} does not overdrive an OVLO or UVLO fault.

Negative Voltage and Reverse Current

The built-in NMOS protects the downstream system from negative voltages occurring on IN pin down to -28 V. The same NMOS avoids reverse currents that could discharge the battery.

When a fault occurs, the output is disconnected from IN pin and \overline{FLAG} goes low.




Figure 17. State Machine

Thermal Shutdown protection

In case of internal overheating, the integrated thermal shutdown protection turns off the internal MOSFETs in order to instantaneously decrease the device temperature. The thermal threshold has been set at 150°C FLAG then goes low to inform the MCU.

As the thermal hysteresis is 30°C, the MOSFETs will turn on as soon the device temperature falls below 120°C.

If the fault event is still present, the temperature increase engages the thermal shutdown again until the fault event disappears.

PCB Recommendations

Since the NCP372 integrates the 1.3A N-MOSFETs, PCB rules must be respected to properly evacuate the heat out of the silicon.

From an applications standpoint, PAD1 of the NCP372 package should be connected to an isolated PCB area to increase the heat transfer if necessary.

In any case, PAD1 should be not connected to any other potential or GND other than the isolated extra copper surface.

To assist in the design of the transfer plane connected to PAD1, Figure 18 shows the copper area required with respect to $R_{\theta IA}$.




Figure 18. Copper heat Spread Area

ESD Tests

The NCP372 conforms to the IEC61000–4–2, level 4 on the Input pin. A 1 μF (I.E Murata GRM188R61E105KA12D) must be placed close to the IN pins. If the IEC61000–4–2 is not a requirement, a 100 nF/25 V must be placed between IN and GND.

The above configuration supports 15 kV (Air) and 8 kV (Contact) at the input per IEC61000-4-2 (level 4).

Please refer to Figure 19 for the IEC61000-4-2 electrostatic discharge waveform.




Figure 19. $I_{peak} = f(t)/IEC61000-4-2$

$R_{DS(on)}$ and Dropout

The NCP372 includes two internal low $R_{DS(on)}$ N-MOSFETs to protect the system, connected on OUT pin, from overvoltage, negative voltage and reverse current protection. During normal operation, the $R_{DS(on)}$ characteristics of the N-MOSFETs give rise to low losses on V_{out} pin.

As example: $R_{load} = 8 \Omega$, Vin= 5 V. $R_{DS(on)} = 155 \text{ m}\Omega$. $I_{out} = 800 \text{ mA}$.

 $V_{out} = 4.905 \text{ V}$

NMOS Losses = $R_{DS(on)} \times I_{out}^2 = 0.155 \times 0.8^2 = 0.0992 \text{ W}$

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NCP372MUAITXG	NCAI 372	LLGA12 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SELECTION GUIDE


The NCP372 can be available in several undervoltage and overvoltage options. Part number is designated as follows:



Code	Contents
а	UVLO Typical Threshold a: A = 2.7 V
b	OVLO Typical Threshold b: I = 6.3 V
С	Tape & Reel Type c: X = 3000
d	d: G = Pb-Free

PACKAGE DIMENSIONS

LLGA12 3x3, 0.5P CASE 513AK-01 ISSUE O




NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED
 TERMINAL AND IS MEASURED BETWEEN
 0.15 AND 0.30 MM FROM TERMINAL TIP
- 0.15 AND 0.30 MM FROM TERMINAL TIP.
 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.50	0.60	
A1	0.00	0.05	
b	0.20	0.30	
D	3.00 BSC		
D2	2.60	2.80	
E	3.00 BSC		
E2	1.90	2.10	
е	0.50 BSC		
K	0.20		
L	0.25	0.35	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

The products described herein (NCP372), may be covered by one or more U.S. patents. There may be other patents pending.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative